Gati Shakti Vishwavidyalaya, DRDO sign MoU to develop Smart Tech Solutions (See 'Corp Brief') India unveils ARKA-GKT1, First Generation Energy-Efficient Edge Silicon Chip (See 'Corp Brief') MSME, KVIC, COIR and NSSH Pavilions inaugurated at Trade Fair (See 'Corp Brief') Misc - Legal heirs who are guilty of misconduct disentitles them to seek indulgence of Court to condone delay: HC (See 'Legal Desk') India highlights Rapid Telecom Transformation; Urges Collaborative Cybersecure Future (See 'Corp Brief') 5 institutes of Ministry of Earth Sciences brought under single umbrella (See 'Corp Brief') From Markets to Monuments: Advancing Clean Toilets and Hygienic Spaces (See 'Corp Brief') Capital Market - Fact that transactions in particular contract were reversed with same counterparty for same quantity of units, indicates prior meeting of minds with view to execute reversal trades at pre-determined price: SEBI (See 'Legal Desk') Puri visits Hanwha Ocean's shipbuilding facility in South Korea (See 'Corp Brief') IPR - Mere fact that any mark consists of numbers does not, in itself, make it unregistrable: HC (See 'Legal Desk') IndiaAI Zone unveiled showcasing India's Journey from Action to Impact (See 'Corp Brief') IPR - Counterfeiting not only harms brand reputation but also misleads consumers, making strict legal action necessary to deter such unlawful practices: HC (See 'Legal Desk') Puri holds Shipbuilding Meetings to boost India's Maritime Vision (See 'Corp Brief') Company Law - Company can prosecute any of its officers and when any officer of Company is to be prosecuted, then Section 439 of Companies Act would not be applicable: HC (See 'Legal Desk') AAI showcases future of Aviation at 44th India International Trade Fair 2025 (See 'Corp Brief') IPR - Mere identity or similarity of mark, of which registration is sought, and earlier mark, is not sufficient as ground to reject registration application: HC (See 'Legal Desk') India-Canada Ministerial Dialogue on Trade and Investment concludes (See 'Corp Brief') Misc - Remedy for recovery of money instituted under Article 226 of Constitution of India is not intended to enable claimant to recover monies, recovery of which by suit is barred by limitation: HC (See 'Legal Desk') Government intervention and Corporate governance (See CORP EINSICHT)

Govt creating environment for Semiconductor Design Community

Published: Nov 27, 2024

By TIOLCorplaws News Service

NEW DELHI, NOV 27, 2024: CHIPIN Centre, one of the largest facilities established at C-DAC, offers an extensive range of semiconductor design workflows and solutions, striving to bring national chip design infrastructure directly to the semiconductor design community across the country. It is a centralized facility which hosts the most advanced tools for the entire chip design cycle (going up to 5 nm or advanced node).

It also offers compute and hardware infrastructure, IP cores, and expertise to provide comprehensive services for design fabrication at the SCL foundry and packaging to academic institutions under C2S (Chips to Start-up) Programme and DLI (Design Linked Incentive) Scheme of Ministry of Electronics and IT, Government of India.

Charkha to Chips: Atmanirbhar Bharat

Presently engaged with an estimated number of 20,000+ students at 250+ academic institutions and entrepreneurs at 45 start-up projects, ChipIN Centre aims to provide access of state-of-the-art EDA ( electronic design automation ) tools to 85,000 students at B.Tech, M.Tech and PhD level to design semiconductor chips within 5 years to meet the objectives of Atmanirbhar Bharat. List of institutions getting access of EDA Tools is at https://c2s.gov.in/EDA_Tool_Support.jsp

Considering the growing demand for EDA tools from Siemens amongst researcher & opportunity to scale the established infrastructure at ChipIN Centre, Siemens has extended the current usage scope of its EDA tools from 120 colleges to 250+ colleges under Chips to Start-up (C2S) Programme and latest powerful Veloce™ hardware-assisted verification solution from Siemens, to the companies approved under the DLI Scheme.

Veloce to address SoC and IC Design challenges

Veloce from Siemens comprising of the following main components - Veloce Strato hardware & OS, Veloce Apps and Veloce Protocol Solutions, has a compute facility of 128 CPU cores and capacity of 640 million gates. This addresses the verification and validation challenges faced by designers of complex SoCs (system on a chips) & highly sophisticated IC (integrated circuit) designs. Details can be seen at https://vegaprocessors.in/hep.php

ChipIN centre to boost India's Semiconductor Vision

"We were receiving the huge demand from students, researchers, faculty members & entrepreneurs across the country in respect of further enhancing & extending the EDA & design solutions from Siemens to more organizations. The enhanced support from Siemens at the ChipIN Centre will play a crucial role in fulfilling the vision of turning India into a semiconductor powerhouse." said Ms. Sunita Verma, Group Coordinator (R&D in Electronics & IT), Ministry of Electronics and IT.

Empowering next gen for a Self-Sustaining Semiconductor Ecosystem

"India today presents a significant opportunity for aspiring entrepreneurs and researchers to be at the forefront of designing and redefining the semiconductor systems, devices and products of the future. Siemens is proud to extend its participation in the "Chips to Start-up (C2S) Programme" of Government of India and MeitY by expanding access of its state-of-the-art EDA technology solutions to 250 educational institutions across India. Our contribution is a testament of alignment with the nation's unwavering commitment to building a robust and self-sustaining semiconductor ecosystem by empowering the next generation of engineers, researchers and entrepreneurs to drive India's technological advancements and propel the nation towards becoming a global powerhouse." - Ruchir Dixit, Vice President & Country Manager, EDA, Siemens Digital Industries Software.

TIOL CORP SEARCH

TIOL GROUP WEBSITES