MSME Ministry organizes Entrepreneur Awareness Camp in Dimapur (See 'Corp Brief') Govt and RBI Measures ensure Seamless Rural Credit Flow (See 'Corp Brief') DGCA signs MoU with Gati Shakti Vishwavidyalaya to train youth (See 'Corp Brief') Record 30 Mineral Blocks operationalised in FY 2025-26 (See 'Corp Brief') IPR - No infringement action will lie at instance of one registered proprietor of trade mark against another registered proprietor, seeking injunction against use, by latter, in class in which it is registered: HC (See 'Legal Desk') NCL achieves 140 MT Coal Production Target Ahead of Schedule (See 'Corp Brief') Jan Dhan Darshak App enables GIS-based monitoring of banking infrastructure (See 'Corp Brief') Gati Shakti Vishwavidyalaya & DGCA sign MoU to Revamp Aircraft Maintenance & Create Jobs (See 'Corp Brief') Benami Act - registration of title, payment of stamp duty, deposit of TDS, and routing of payments through banking channels do not negate benami nature of transaction if source of funds originates from another person: SAFEMA (See 'Legal Desk') Goyal meets UK Secretary of State for Business and Trade (See 'Corp Brief') Access Control & AI-Enabled CCTV Systems to streamline Passenger Flow at Railway stations (See 'Corp Brief') IPR - Order passed by Controller of Patents, which lacks independent analysis and is verbatim reproduction of submissions of one party or recommendations of Opposition Board, is procedurally flawed: HC (See 'Legal Desk') Gut Microbiota and Probiotic Science Foundation organises 16th India Probiotic Symposium (See 'Corp Brief') IPR - Overall appearance at first impression is crucial to identify passing off, and meticulous side-by-side dissection is not necessary and trade dress has to be judged as whole: HC (See 'Legal Desk') DPIIT signs MoU with fuel-tech company to support startups (See 'Corp Brief') IBC - Interim arrangement directing parties to maintain status quo, thereby preventing any alteration to nature of principal asset or creation of further third-party interests, should be continued until final disposal by NCLT: SC (See 'Legal Desk') National Council for Cement signs MoU to strengthen skill development (See 'Corp Brief') Misc - Non-public servant can be proceeded against when initial case is registered u/s 13 of PC Act by virtue of Section 107 of IPC: SC (See 'Legal Desk') India preparing for global role in shift towards 'greener' future: MoS (See 'Corp Brief') IBC - Failure to exercise option of higher bid within prescribed timeline results in valid conclusion of auction in favour of highest bidder: NCLAT (See 'Legal Desk') Oriental Insurance crosses Rs 20,000 crore in Gross Premium (See 'Corp Brief') IBC - Non-inclusion of claim in resolution plan results in its extinguishment, and any claim which is not expressly included in resolution plan, and which is not expressly barred as per such plan, cannot be inferred: SC (See 'Legal Desk') 10,000 contributors onboarded on Bhashini Samudaye (See 'Corp Brief') PMLA - Recourse to LOC can be taken by investigating agency in cognizable offences if accused is deliberately evading arrest or not appearing in trial court despite Non-Bailable Warrants: HC (See 'Legal Desk') Supreme Court Clears Path For Single Insolvency Proceedings Against Linked Group Companies (See CORP EINSICHT)

Govt creating environment for Semiconductor Design Community

Published: Nov 27, 2024

By TIOLCorplaws News Service

NEW DELHI, NOV 27, 2024: CHIPIN Centre, one of the largest facilities established at C-DAC, offers an extensive range of semiconductor design workflows and solutions, striving to bring national chip design infrastructure directly to the semiconductor design community across the country. It is a centralized facility which hosts the most advanced tools for the entire chip design cycle (going up to 5 nm or advanced node).

It also offers compute and hardware infrastructure, IP cores, and expertise to provide comprehensive services for design fabrication at the SCL foundry and packaging to academic institutions under C2S (Chips to Start-up) Programme and DLI (Design Linked Incentive) Scheme of Ministry of Electronics and IT, Government of India.

Charkha to Chips: Atmanirbhar Bharat

Presently engaged with an estimated number of 20,000+ students at 250+ academic institutions and entrepreneurs at 45 start-up projects, ChipIN Centre aims to provide access of state-of-the-art EDA ( electronic design automation ) tools to 85,000 students at B.Tech, M.Tech and PhD level to design semiconductor chips within 5 years to meet the objectives of Atmanirbhar Bharat. List of institutions getting access of EDA Tools is at https://c2s.gov.in/EDA_Tool_Support.jsp

Considering the growing demand for EDA tools from Siemens amongst researcher & opportunity to scale the established infrastructure at ChipIN Centre, Siemens has extended the current usage scope of its EDA tools from 120 colleges to 250+ colleges under Chips to Start-up (C2S) Programme and latest powerful Veloce™ hardware-assisted verification solution from Siemens, to the companies approved under the DLI Scheme.

Veloce to address SoC and IC Design challenges

Veloce from Siemens comprising of the following main components - Veloce Strato hardware & OS, Veloce Apps and Veloce Protocol Solutions, has a compute facility of 128 CPU cores and capacity of 640 million gates. This addresses the verification and validation challenges faced by designers of complex SoCs (system on a chips) & highly sophisticated IC (integrated circuit) designs. Details can be seen at https://vegaprocessors.in/hep.php

ChipIN centre to boost India's Semiconductor Vision

"We were receiving the huge demand from students, researchers, faculty members & entrepreneurs across the country in respect of further enhancing & extending the EDA & design solutions from Siemens to more organizations. The enhanced support from Siemens at the ChipIN Centre will play a crucial role in fulfilling the vision of turning India into a semiconductor powerhouse." said Ms. Sunita Verma, Group Coordinator (R&D in Electronics & IT), Ministry of Electronics and IT.

Empowering next gen for a Self-Sustaining Semiconductor Ecosystem

"India today presents a significant opportunity for aspiring entrepreneurs and researchers to be at the forefront of designing and redefining the semiconductor systems, devices and products of the future. Siemens is proud to extend its participation in the "Chips to Start-up (C2S) Programme" of Government of India and MeitY by expanding access of its state-of-the-art EDA technology solutions to 250 educational institutions across India. Our contribution is a testament of alignment with the nation's unwavering commitment to building a robust and self-sustaining semiconductor ecosystem by empowering the next generation of engineers, researchers and entrepreneurs to drive India's technological advancements and propel the nation towards becoming a global powerhouse." - Ruchir Dixit, Vice President & Country Manager, EDA, Siemens Digital Industries Software.

TIOL CORP SEARCH

TIOL GROUP WEBSITES