Reddy directs Agencies to Fast-Track Pending Mining & Exploration Projects (See 'Corp Brief') Meghalaya Minister discusses STI Hubs for Tribal Communities in Northeast with MoS (See 'Corp Brief') Govt strengthening Preventive Healthcare through Yoga and Naturopathy: Jadhav (See 'Corp Brief') Gadkari reviews NH Projects in Rajasthan and HP (See 'Corp Brief') Secretary reviews Progress of Mineral Block Auctions and Operationalisation (See 'Corp Brief') FERA - Receipt by person in India of Indian currency through cheque drawn on NRE account, even if that account had been funded by foreign currency deposits, does not by itself constitute contravention of Sec 8(1): HC (See 'Legal Desk') Parcel and Logistics Services register 70% growth; Revenue Potential pegged at Rs.10,000 Crore (See 'Corp Brief') Department of Consumer Affairs holds stakeholder meeting on Different Pack Sizes for Edible Oils (See 'Corp Brief') 'Spice and Heal' Initiative can Position India as Global Wellness Leader: Jadhav (See 'Corp Brief') Competition Act - Allegations relating to use of unlicensed/private vehicles & regulatory violations is not competition law issue u/s 3 and 4 of Competition Act: CCI (See 'Legal Desk') Moratorium under the IBC (See CORP EINSICHT) NMDC launches Summer Camp for 1700 Children in Dakshin Bastar (See 'Corp Brief') Benami Act - Confiscation under Benami Act is civil consequence and distinct from prosecution: SC (See 'Legal Desk') 'Janjati Samagam' will, in coming years, gain global recognition as Kumbh of tribal communities (See 'Corp Brief') At Siliguri's 19th employment fair, 82 young people receive appointment letters (See 'Corp Brief') IBC - During subsistence of moratorium u/s 14 IBC, lessor cannot terminate subsisting lease and recover possession of leased property occupied by corporate debtor by invoking contractual breach clauses: HC (See 'Legal Desk')

Govt creating environment for Semiconductor Design Community

Published: Nov 27, 2024

By TIOLCorplaws News Service

NEW DELHI, NOV 27, 2024: CHIPIN Centre, one of the largest facilities established at C-DAC, offers an extensive range of semiconductor design workflows and solutions, striving to bring national chip design infrastructure directly to the semiconductor design community across the country. It is a centralized facility which hosts the most advanced tools for the entire chip design cycle (going up to 5 nm or advanced node).

It also offers compute and hardware infrastructure, IP cores, and expertise to provide comprehensive services for design fabrication at the SCL foundry and packaging to academic institutions under C2S (Chips to Start-up) Programme and DLI (Design Linked Incentive) Scheme of Ministry of Electronics and IT, Government of India.

Charkha to Chips: Atmanirbhar Bharat

Presently engaged with an estimated number of 20,000+ students at 250+ academic institutions and entrepreneurs at 45 start-up projects, ChipIN Centre aims to provide access of state-of-the-art EDA ( electronic design automation ) tools to 85,000 students at B.Tech, M.Tech and PhD level to design semiconductor chips within 5 years to meet the objectives of Atmanirbhar Bharat. List of institutions getting access of EDA Tools is at https://c2s.gov.in/EDA_Tool_Support.jsp

Considering the growing demand for EDA tools from Siemens amongst researcher & opportunity to scale the established infrastructure at ChipIN Centre, Siemens has extended the current usage scope of its EDA tools from 120 colleges to 250+ colleges under Chips to Start-up (C2S) Programme and latest powerful Veloce™ hardware-assisted verification solution from Siemens, to the companies approved under the DLI Scheme.

Veloce to address SoC and IC Design challenges

Veloce from Siemens comprising of the following main components - Veloce Strato hardware & OS, Veloce Apps and Veloce Protocol Solutions, has a compute facility of 128 CPU cores and capacity of 640 million gates. This addresses the verification and validation challenges faced by designers of complex SoCs (system on a chips) & highly sophisticated IC (integrated circuit) designs. Details can be seen at https://vegaprocessors.in/hep.php

ChipIN centre to boost India's Semiconductor Vision

"We were receiving the huge demand from students, researchers, faculty members & entrepreneurs across the country in respect of further enhancing & extending the EDA & design solutions from Siemens to more organizations. The enhanced support from Siemens at the ChipIN Centre will play a crucial role in fulfilling the vision of turning India into a semiconductor powerhouse." said Ms. Sunita Verma, Group Coordinator (R&D in Electronics & IT), Ministry of Electronics and IT.

Empowering next gen for a Self-Sustaining Semiconductor Ecosystem

"India today presents a significant opportunity for aspiring entrepreneurs and researchers to be at the forefront of designing and redefining the semiconductor systems, devices and products of the future. Siemens is proud to extend its participation in the "Chips to Start-up (C2S) Programme" of Government of India and MeitY by expanding access of its state-of-the-art EDA technology solutions to 250 educational institutions across India. Our contribution is a testament of alignment with the nation's unwavering commitment to building a robust and self-sustaining semiconductor ecosystem by empowering the next generation of engineers, researchers and entrepreneurs to drive India's technological advancements and propel the nation towards becoming a global powerhouse." - Ruchir Dixit, Vice President & Country Manager, EDA, Siemens Digital Industries Software.

TIOL CORP SEARCH

TIOL GROUP WEBSITES