MPEDA to organise Second National Seafood Skill Olympiad during Seafood Expo Bharat 2026 (See 'Corp Brief') India's Space and Biotechnology Sectors present new collaboration opportunities: MoS (See 'Corp Brief') IPR - After pronouncement of final judgment and decree under Order XX CPC, Court becomes functus officio and cannot grant liberty for post-decree impleadment of mirror/redirect/alphanumeric websites: HC (See 'Legal Desk') Office of Principal Scientific Adviser signs MoU with Data Security Council of India (See 'Corp Brief') Telangana strengthens Clean Cities Through Behaviour Change and Citizen Action (See 'Corp Brief') IPR - If essential and dominant feature of earlier mark is fully contained in later mark, and later mark is only pluralized form that conveys same meaning, later mark can be held deceptively similar: HC (See 'Legal Desk') JP Nadda To Release Guidelines For 'Anaemia Mukt Bharat Abhiyaan' Today (See 'Corp Brief') A&C - Restraint on alienation of assets cannot be imposed when such relief was neither specifically sought nor argued in Section 17 application: HC (See 'Legal Desk') Environment Minister inaugurates workshop on tiger reintroduction in Sariska (See 'Corp Brief') JP Nadda to unveil healthcare programme for children up to three years (See 'Corp Brief') A&C - Scope of scrutiny u/s 11 is confined to prima facie examination of existence of arbitration agreement & does not extend to adjudication of disputed questions of fact or law: HC (See 'Legal Desk') Dasheri, Chausa, Langra and Kesar showcase Rich Diversity of Indian Mangoes (See 'Corp Brief') FEMA - Statutory protection under Section 6(4) cannot be invoked to legitimise unexplained or inadequately accounted foreign exchange transactions: SAFEMA (See 'Legal Desk') Ease of Doing Business: Irritants eased out of FSSAI Licensing Regulations (See 'Corp Brief') SEBI - Failure to file Quarterly Activity Reports for multiple consecutive quarters constitutes violation of regulatory framework & attracts consequences prescribed under Regulation 35 of AIF Regulations, 2012: SEBI (See 'Legal Desk') AI, Nuclear, Space, Quantum tech to determine contours of future growth: MoS (See 'Corp Brief') SARFAESI - In absence of any adjudication by the DRT in determining the debt, statutory scheme permits reliance upon claim made by secured creditor for purpose of fixing pre-deposit: HC (See 'Legal Desk') Tech Innovation and disruption in Construction Industry (See 'CORP EINSICHT')

Govt creating environment for Semiconductor Design Community

Published: Nov 27, 2024

By TIOLCorplaws News Service

NEW DELHI, NOV 27, 2024: CHIPIN Centre, one of the largest facilities established at C-DAC, offers an extensive range of semiconductor design workflows and solutions, striving to bring national chip design infrastructure directly to the semiconductor design community across the country. It is a centralized facility which hosts the most advanced tools for the entire chip design cycle (going up to 5 nm or advanced node).

It also offers compute and hardware infrastructure, IP cores, and expertise to provide comprehensive services for design fabrication at the SCL foundry and packaging to academic institutions under C2S (Chips to Start-up) Programme and DLI (Design Linked Incentive) Scheme of Ministry of Electronics and IT, Government of India.

Charkha to Chips: Atmanirbhar Bharat

Presently engaged with an estimated number of 20,000+ students at 250+ academic institutions and entrepreneurs at 45 start-up projects, ChipIN Centre aims to provide access of state-of-the-art EDA ( electronic design automation ) tools to 85,000 students at B.Tech, M.Tech and PhD level to design semiconductor chips within 5 years to meet the objectives of Atmanirbhar Bharat. List of institutions getting access of EDA Tools is at https://c2s.gov.in/EDA_Tool_Support.jsp

Considering the growing demand for EDA tools from Siemens amongst researcher & opportunity to scale the established infrastructure at ChipIN Centre, Siemens has extended the current usage scope of its EDA tools from 120 colleges to 250+ colleges under Chips to Start-up (C2S) Programme and latest powerful Veloce™ hardware-assisted verification solution from Siemens, to the companies approved under the DLI Scheme.

Veloce to address SoC and IC Design challenges

Veloce from Siemens comprising of the following main components - Veloce Strato hardware & OS, Veloce Apps and Veloce Protocol Solutions, has a compute facility of 128 CPU cores and capacity of 640 million gates. This addresses the verification and validation challenges faced by designers of complex SoCs (system on a chips) & highly sophisticated IC (integrated circuit) designs. Details can be seen at https://vegaprocessors.in/hep.php

ChipIN centre to boost India's Semiconductor Vision

"We were receiving the huge demand from students, researchers, faculty members & entrepreneurs across the country in respect of further enhancing & extending the EDA & design solutions from Siemens to more organizations. The enhanced support from Siemens at the ChipIN Centre will play a crucial role in fulfilling the vision of turning India into a semiconductor powerhouse." said Ms. Sunita Verma, Group Coordinator (R&D in Electronics & IT), Ministry of Electronics and IT.

Empowering next gen for a Self-Sustaining Semiconductor Ecosystem

"India today presents a significant opportunity for aspiring entrepreneurs and researchers to be at the forefront of designing and redefining the semiconductor systems, devices and products of the future. Siemens is proud to extend its participation in the "Chips to Start-up (C2S) Programme" of Government of India and MeitY by expanding access of its state-of-the-art EDA technology solutions to 250 educational institutions across India. Our contribution is a testament of alignment with the nation's unwavering commitment to building a robust and self-sustaining semiconductor ecosystem by empowering the next generation of engineers, researchers and entrepreneurs to drive India's technological advancements and propel the nation towards becoming a global powerhouse." - Ruchir Dixit, Vice President & Country Manager, EDA, Siemens Digital Industries Software.

TIOL CORP SEARCH

TIOL GROUP WEBSITES